北京交通大学论坛

 找回密码
 注册(开放注册)
搜索
查看: 2360|回复: 0
打印 上一主题 下一主题

[招聘信息] Cadence 招聘资深数字前端设计工程师

[复制链接]
跳转到指定楼层
1#
发表于 2018-3-19 15:12:06 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式
Title: Principal Design Engineer (数字前端设计)
Job location: Beijing
更多职位信息敬请关注Cadence公众微信平台:Cadence微招聘

If you have interest, PLS send your update CV to job_china@cadence.com

Position Description:
Deliver/implement HBM IP. The engineer should be able to act as a strong team member and contributor, leading team projects and initiatives. Exercise judgment within generally defined practices and policies.

Specific duties include:
- Be responsible for building and leading a high-performance IC design team, owning the IC micro-architecture, package and test platform development, refining the EDA design flow

- Proficiency in logic design, simulation, synthesis, STA and testing
- Proficiency in Verilog and its simulation environment
- Good knowledge of IC design

* At least five years experience driving complex IC development projects, excellent communication skills and the uncanny ability to both lead and contribute in a cooperative team environment.
  
Position Requirements:
1. Essential Qualifications: Must have BS degree with 6+ years of applicable experience, MS degree with 4+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics.
2. Essential that the individual demonstrates strong communication, verbal and written. 3. Requires good communication skills in English.


您需要登录后才可以回帖 登录 | 注册(开放注册)

本版积分规则

手机访问本页请
扫描左边二维码
         本网站声明
本网站所有内容为网友上传,若存在版权问题或是相关责任请联系站长!
站长联系QQ:7123767   myubbs.com
         站长微信:7123767
请扫描右边二维码
www.myubbs.com

小黑屋|手机版|Archiver|北京交通大学论坛 ( 琼ICP备10001196号-2 )

GMT+8, 2024-5-6 22:27 , Processed in 0.058813 second(s), 15 queries .

Powered by 高考信息网 X3.3

© 2001-2013 大学排名

快速回复 返回顶部 返回列表