Cadence招聘资深前端验证工程师

铿腾电子

Cadence招聘资深前端验证工程师

Title: Principal/ Lead Verification Engineer (数字前端验证)
Location： SH/BJ
更多职位信息敬请关注Cadence公众微信平台：Cadence微招聘
If you have interest, PLS send your update CV to job_china@cadence.com

  
Position Description:
1.Deliver/implement advanced verification solutions by utilizing Cadence’s Incisive Verification product portfolio. The engineer should be able to act as a strong team member and contributor, leading team projects and initiatives. Exercise judgment within generally defined practices and policies.
Specific duties include:
1.Deep understanding on ASIC design and verification flow
2.Excellent knowledge of advanced verification methodology like eRM/OVM/UVM/VMM
3.Familiar with Cadence’s Incisive Plan to Closure Methodology (IPCM)
4.Proficiency in System Verilog, System C and/or e (Specman)
5.Developing and using Verification Components (eVC,OVC,UVC,VIP)
6.Developing and using assertion based verification and formal analysis methods
7.Skilled in scripting language, such as Perl,C shell,Python,Makefile
8.Assessing the project verification requirements

Position Requirements:
Essential Qualifications:
1.BS degree with 4+ years of applicable experience, MS degree with 2+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics.  
2.Essential that the individual demonstrates strong communication, verbal and written. Requires good communication skills in English.

Desirable Qualifications:
1.Will have demonstrated hands-on experience and expertise with Cadence verification design tools or equivalent tools, flows and methodologies required to execute a verification project.
2.Will have demonstrated successful completion of 3+ verification projects as an individual contributor
3.Will have DDR project verification experience